HDD Computational Storage Benchmarking

Wed Sep 14 | 8:30am
Location:
Salon IV
Abstract

This presentation looks at a computational storage use-case within the Human Cell Atlas genomics research and discovers that the deployed HW CS engine is insufficient and why this is the case. The presentation shows the journey from standard system bench marking to micro-benchmarking specifically instruction per cycle analysis (IPC). This presentation also details the programming techniques used along the way, including intrinsic SIMD and inline assembler programming.

Learning Objectives

  • Learn to use IPC as a technique for understanding key HW differences
  • Learn how to use to use inline assembler to get fine grain control of performance bechmarking
  • Learn about intrinsic SIMD programming

Abstract

This presentation looks at a computational storage use-case within the Human Cell Atlas genomics research and discovers that the deployed HW CS engine is insufficient and why this is the case. The presentation shows the journey from standard system bench marking to micro-benchmarking specifically instruction per cycle analysis (IPC). This presentation also details the programming techniques used along the way, including intrinsic SIMD and inline assembler programming.

Learning Objectives

  • Learn to use IPC as a technique for understanding key HW differences
  • Learn how to use to use inline assembler to get fine grain control of performance bechmarking
  • Learn about intrinsic SIMD programming


---

Related Sessions