CXL, an open industry standard interconnect, addresses the growing high-performance computational workloads to support heterogeneous processing and memory systems with applications in Artificial Intelligence, Machine Learning, Analytics, Cloud Infrastructure, Cloudification of the Network and Edge, communication systems, and High-Performance Computing by enabling coherency and memory semantics on top of PCI Express® (PCIe®) based I/O semantics to optimize performance in evolving usage models. The CXL Consortium released the CXL 3.0 specification in August 2022 to increase scalability and optimize system level flows with expanded fabric capabilities and management, improved memory sharing and pooling, enhanced coherency, and peer-to-peer communication. This presentation will provide insights into new features of the CXL 3.0 specification and introduce updates in the specification.
Compute Express Link™ (CXL™): Enabling an interoperable ecosystem for heterogeneous memory and computing solutions
- Gain insight into the features of the CXL 3.0 specification
- Introduce updates from the Consortium and CXL technology
- Explore the new usage models enabled by the increased scalability and expanded fabric capabilities and management
---
It’s been a year since the announcement that Intel would “Wind Down” its Optane 3D XPoint memories. Has anything risen to take its place? Should it?
- Tom CoughlinCoughlin Associates
SDXI v1.0 is a standard for a memory-to-memory data mover and acceleration interface that is extensible, forward-compatible, and independent of I/O interconnect technology.
HPC architectures increasingly handle workloads where the working data set cannot be easily partitioned or is too large to fit into node local memory.
- Sharad SinghalHewlett Packard Enterprise
- Clarete CrastaHewlett Packard Enterprise
Delivering high-performance interoperable computational infrastructures is vital to meeting the exponential growth of global data for applications in Artificial Intelligence, Machine Learning, Anal
- Sandeep DattaprasadAstera Labs
- Gerry FanXconn Technologies
- Steve ScargallMemVerge
New technologies and platforms have laid waste to the assumptions of fixed-size, monolithic memory.
- Kin-Yip LiuAdvanced Micro Devices Inc
The introduction of CXL has significantly advanced the enablement of memory disaggregation.
Modern memory, storage and content delivery systems are built out of myriad components that provide a dizzying set of parameters used to optimize their cost or performance.
SNIA Developer Conference
September 15-17, 2025
SDC 2025 is brought to you by SNIA. SNIA is an industry association committed to its mission of worldwide leadership developing and promoting architectures, standards, education and vendor-neutral collaboration.
